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Abstract
The present thesis is aimed to show the results achieved during a ﬁve
months internship period at the European Space Agency-European Space
Research and Technology Centre (ESA-ESTEC) in the Component Space
Evaluation & Radiation Eﬀects Section and a period at the Department of
Information Engineering at the University of Padova. The purpose of this
work is to investigate Total Ionizing Dose (TID) Eﬀects on semiconductor
power devices under static and dynamic bias with particular attention to
power MOSFETs.
The space environment has a strong inﬂuence as far as satellite perfor-
mances are concerned. In fact several sources of radiation can degrade the
electronic devices inside the spacecraft. Power MOSFETs are one of the
most important electronic devices. The main degradation eﬀect in power
MOSFETs is TID. So the success of a space mission relies on the correct
functionality of these electronic devices.
Thus, TID testing is essential to characterize the performance of power
MOSFETs in this environment. TID tests are usually performed with static
bias for a worst-case evaluation. However, in the real world, these devices
do not work in this condition all the time, maybe they never work in the
worst-case. Hence, to simulate a real usage it is better to use a dynamic bias
during TID tests.
What is the degradation under dynamic conditions? How does it compare
with static ones?
The main goal of this thesis is to answer these two questions.
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ii ABSTRACT
The thesis activities were divided in three parts:
 a TID test campaign followed by annealing and ageing on power de-
vices;
 design of a boost converter;
 analysis and physical modeling of test results under static and dynamic
bias.
In this thesis there is also a study of the Enhanced Low Dose Rate Sen-
sitivity (ELDRS) eﬀect on bipolar transistors.
All the tested devices are prototypes from STMicroelectronics.
This work is organized in ﬁve chapters:
Chapter1 covers the basic concepts of TID in semiconductor devices.
Chapter2 shows the test results performed at ESTEC on power MOSFETs
in static bias condition.
Chapter3 shows the test results of power MOSFETs with dynamic bias
condition and the comparison with the static bias condition.
Chapter4 shows the test results performed at ESTEC on bipolar transistors
in static bias condition.
Chapter5 summarize of the results of this thesis.
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Sommario
La presente tesi ha lo scopo di mostrare i risultati raggiunti durante
cinque mesi di tirocinio all'European Space Agency-European Space Research
and Technology Centre (ESA-ESTEC) nella Component Space Evaluation
& Radiation Eﬀects Section e un periodo al Dipartimento di Ingegneria
dell'Informazione all'Università di Padova. Lo scopo di questo lavoro è di
analizzare gli eﬀetti da dose totale delle radiazioni ionizzanti (TID) sui di-
spositivi di potenza a semiconduttore in polarizzazione statica e dinamica,
con particolare attenzione riservata ai MOSFET di potenza.
L'ambiente spaziale ha una forte inﬂuenza per quanto riguarda le perfor-
mance di un satellite. Infatti diverse sorgenti di radiazioni possono degradare
i dispositivi elettronici che si trovano all'interno di un apparato spaziale. Uno
dei più importanti dispositivi di potenza è il MOSFET di potenza. Il prin-
cipale eﬀetto che induce degradazione nei MOSFET di potenza è il TID.
Quindi il successo di una missione spaziale si basa sulla corretta funzionalità
di questi dispositivi elettronici.
Perciò, il test TID è essenziale per caratterizzare la performance dei MOS-
FET di potenza in questo ambiente. Questi test sono spesso eseguiti con po-
larizzazione statica per la valutazione del caso peggiore. Tuttavia, nel mondo
reale, questi dispositivi non lavorano in questa condizione tutto il tempo e
forse non si trovano mai nella situazione di lavorare nella condizione peg-
giore. Perciò, per simulare un utilizzo reale è meglio usare la polarizzazione
dinamica durante i test TID.
Cos'è la degradazione in condizione dinamica? Come può essere con-
iii
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frontata con la condizione statica?
Il principale obiettivo di questa tesi è di rispondere a queste due domande.
L'attività di tesi è stata divisa in tre parti:
 campagna di test TID seguita da annealing e ageing sui dispostivi di
potenza;
 progetto di un convertitore boost;
 analisi modellizzazione ﬁsica dei risultati dei test in polarizzazione sta-
tica e dinamica.
In questa tesi è presente lo studio dell'eﬀetto Enhanced Low Dose Rate
Sensitivity (ELDRS) sui transistor bipolari.
Tutti i dispositivi testati sono prototipi di STMicroelctronics.
Questo lavoro è organizzato in cinque capitoli.
Capitolo1 riguarda i concetti base degli eﬀetti TID nei semiconduttori.
Capitolo2 mostra i risultati dei test eseguiti in ESTEC sui MOSFET di
potenza in condizione di polarizzazione statica.
Capitolo3 mostra i risultati dei test dei MOSFET di potenza in condizione
di polarizzazione dinamica ed il confronto con la condizione di polarizzazione
statica.
Capitolo4mostra i risultati dei test eseguiti in ESTEC sui transistor bipolari
in condizione di polarizzazione statica.
Capitolo5 Conclusioni e riassunto dei risultati trovati in questa tesi.
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Chapter 1
Basic Concepts of TID in
Semiconductor Devices
The space is a very challenging environment. Electronic devices have to
withstand a large amount of ionizing radiation.
There are three main sources of radiation:
 Radiation Belts: protons(keV-500MeV) and electrons(eV-10MeV)
 Solar Flares: protons(keV-500MeV) and ions(1-few 10MeV/n)
 Galactic Cosmic Ray(GCR): protons and ions(max 300MeV/n)
Figure 1.1: Principal radiation sources [Cortesy of NASA].
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The main eﬀects that the ionizing radiation causes in power devices are:
 Total Ionizing Dose(TID)
 Single Event Eﬀects (SEE)
This chapter will cover concepts about basic mechanisms of the interac-
tions of ionizing radiation with MOS and bipolar devices.
1.1 Ionizing Dose Eﬀects on Power MOSFETs
All the spacecrafts have at least one power MOSFET. Accordingly we
can claim that power MOSFETs are one of the most important electronic
devices in space.
There are several types of power MOSFETS:
 vertical double-diﬀused MOSFETs (VDMOS), ﬁgure 1.2(A);
 vertical trench-gate style MOSFETs, ﬁgure 1.2(B);
 superjunction MOSFETs, ﬁgure 1.2(C);
 lateral double-diﬀused MOSFETs (LDMOS), ﬁgure 1.2(D)
Ionizing radiation often causes damaging eﬀects on the characteristic of
MOS devices and circuits. The main parameters that are aﬀected include the
threshold voltage, leakage drain current and leakage gate current. Changes in
these parameters depend on a number of factors: the total dose of radiation
received and its energy, the bias applied during the irradiation, the geometry,
type and the method of fabrication of the transistor; the dose rate at which
the radiation is delivered; the temperature during the irradiation and the
bias, time and temperature after the irradiation is completed. Usually the
transistor is the primary element in an integrated circuit and all these changes
in its properties lead to an alteration of the behavior of the whole circuit,
2
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Figure 1.2: Illustrations of n-type power MOSFETs: A) VDMOS, B) trench-
gate, C) superjunction and D) LDMOS. [1]
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for example in its functionality, leakage currents, timing, input and output
switching levels, output drives and operating voltage and frequency [2].
In Figure 1.3 it is possible to see a schematic energy band diagram of a
MOS structure, where a positive bias is applied to the gate causing radiation-
induced electrons to ﬂow toward the gate and holes to move to the Si sub-
strate. Furthermore, in this ﬁgure the four major physical processes are
shown which contribute to the degradation of the parameter of a MOS de-
vice. The gate oxide insulator is the most sensitive part of a MOS system
[3].
The ﬁrst process takes place when a gate oxide is struck by a ionizing
particle and electron/hole pairs are created by the deposited energy. In SiO2
the electrons are much more mobile than the holes, and they are swept out of
the oxide, typically in a picoseconds or less. However, in those ﬁrst picosec-
onds, a large number of the electrons and holes will recombine depending on
the electric ﬁeld. The fraction of electron/hole pairs, which escape the initial
recombination, is called charge yield. Surviving holes hop slowly through
shallow defects and release hydrogen and get trapped close the interface.
Electron/hole pair generation and recombination is the ﬁrst process in Fig-
ure 1.3. The maximum initial threshold voltage shift due to this process is
shown in Figure 1.4 [3].
The second process in Figure 1.3 is rappresented by the holes that move
to the Si/SiO2 interface, which causes the recovery of the threshold voltage
as shown in Figure 1.4. This process takes many decades in time in the space,
and it is very dependent on the applied ﬁeld, temperature, oxide thickness,
and oxide processing history. This process can take less than a second at
high temperature, but it can be slower at low temperature[3].
The third process in Figure 1.3 and in Figure 1.4 occurs when the Si
interface is reached by the holes. A fraction of the transporting holes that
escape the initial recombination can fall into relatively deep trap states. So
negative voltage shift is caused by these trapped holes, which can persist for
hours or even for years. In any case, also these trapped holes, after a lot of
4
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time, are released thanks the eﬀect of the annealing as shown in Figure 1.4
[3].
Figure 1.3: Schematic energy band diagram for MOS structure [3].
Figure 1.4: Schematic time-dependent post-irradiation threshold voltage re-
covery of N-channel MOSFET [3].
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The fourth process of MOS radiation response is represented by the
radiation-induced buildup of interface traps right at the Si/SiO2 interface.
The charge state of these interface states is determined by the Fermi level,
and as shown in ﬁgure 1.4 this process causes another voltage threshold shift
[3].
Figure 1.4 is taken from [3] and there does not show real data, but it
reasonably represents the main characteristics of the radiation response of a
hardened N-channel MOS transistor.
1.1.1 Charge Yield
Taking in consideration the ﬁrst process in ﬁgure 1.3, the fraction of holes
that escape at the initial recombination is called charge yield. In fact due
to the presence of an electric ﬁeld in the oxide, once generated, electrons and
holes are transported in opposite directions and a fraction of electrons, due
to their high mobility, swept out of the silicon dioxide in very shortly time
(picoseconds). Anyway the other fraction of electrons recombine with the
holes in the oxide. Thus, the initial recombination is strongly dependent on
the electric ﬁeld and the type of incident particle too [2] [4]. In fact if the
particle has a large ionizing power, a dense group of charge gets formed and
in this case there is a high probability of recombination. On the contrary, if
the particle has low ionizing power, it generates isolated charge pairs and the
probability of recombination is very low. Figure 1.5 illustrates the depen-
dence of initial recombination on the electric ﬁeld strength in the oxide for
diﬀerent particles: protons, alpha, gamma and x rays. On the other hands
this ﬁgure shows the fraction of unrecombined holes (charge yield) versus
electric ﬁeld in the oxide[4].
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Figure 1.5: Charge yield as a function of electric ﬁeld for diﬀerent particles[4].
1.1.2 Oxide Traps
As described in the previous sections, holes in the oxide are slower than
electrons and their direction depends on the bias applied, in fact if the bias
is negative holes move towards the gate/SiO2 interface, instead if the bias
is positive, holes move towards the Si/SiO2 interface. The transport of
holes in the oxide occurs by hopping through localized states and, due to
their positive charge, holes causes a distortion in the electric ﬁeld. This
distortion slows down holes transport and makes it dispersive because this
local distortion increases the trap depth at the localized site where holes tend
to trap themselves. The combination of the charged carrier (hole) and its
strain ﬁeld is known as a polaron [4].
As said before, with the application of a positive gate bias, holes are
transported to the Si/SiO2 interface and close to the interface they meet a
large number of oxygen vacancies which can act as trapping centers. The out-
diﬀusion of oxygen in the oxide during manufacture and lattice mismatch at
the surface causes these oxygen vacancies. Thus when the holes arrive close
to the interface, some fraction of them will become trapped. The capture
cross-section depends on both the applied ﬁeld and the device fabrication; in
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fact in hardened oxides there is only a few percent of the holes being trapped
and in a soft oxide the percentage can arrive till 100%. The positive charge
associated with trapped holes causes a negative threshold-voltage shift in
both N-channel and P-channel MOS transistors[4].
Figure 1.6: Electric ﬁeld dependence of ∆Vot versus electric ﬁeld[4].
Figure 1.6 is a plot of the threshold-voltage shift due to oxide-trap charge,
∆Vot, versus oxide electric ﬁeld. The curve with red circles represents the
measured data, the curve with squares, instead, is the measured data ad-
justed for charge yield. As shown, for electric ﬁelds greater than 0.5 V/cm,
∆Vot adjusted for charge yield follows approximately an E
−1/2 electric ﬁeld
dependence [4]. The curve with red circles consider both the eﬀects of charge
yield and trap cross-section, and it is possible to conclude that the worst
bias condition is at an intermediate value. In fact, these two eﬀects balance
themselves: charge yield increases with electric ﬁeld and trap cross-section
decreases with electric ﬁeld. Trapped charge decreases over time, so there is
a time-dependent eﬀect and the neutralization of holes trapped is accelerated
at high temperature.
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1.1.3 Interface Traps
As holes are trapped close to the Si/SiO2 interface or during hopping
polaron process, hydrogen ions are likely released and when these hydrogen
ions arrive at the interface, they can generate interface traps. Interface traps
are amphoteric, that means they are of donor or acceptor type depending on
their position with respect to the intrinsic Fermi level. So the interface traps
are negatively charged in an inverted N-MOSFET and positively charged in
an inverted P-MOSFET. Anyway the eﬀects of the interface states are not
immediately visible because their generation occurs over time due to the slow
transport of holes and hydrogen in the oxide and the saturation can arrive
after thousand of seconds, as it is possible to see in Figure 1.7.
Figure 1.7: Amount of interface traps as a function of time after
irradiation[4].
To conclude in N-MOSFETs there is a compensation eﬀect between the
positively trapped charge and the negatively interface traps and after an-
nealing this can lead to rebound eﬀects. Instead in P-MOSFETs there is no
compensation eﬀect but there is an additive eﬀect that can explain why a P-
MOSFET degrades more than a N-MOSFET. The neutralization of interface
state occurs only a temperature higher than 400°C.
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1.2 Ionizing Dose Eﬀects on Bipolar Transistor
As power MOSFETs also bipolar transistors are aﬀected by TID. The
most radiation-sensitive parameter is the current gain.
There are several types of bipolar transistors: vertical, lateral, substrate, etc.
For a NPN device, the base current at a given base-emitter voltage increases
with irradiation; on the contrary the collector current does not change. So
the device gain decreases (See ﬁg. 1.8)
Figure 1.8: Gain degradation in BJT vs total Dose [11].
The base current is the sum of three contributions: Holes injected from the
base into the emitter, Recombination in the emitter-base depletion region,
Recombination with electrons traversing the neutral active base. Usually
the second contribution is aﬀected by TID. Indeed, in the depletion region
two eﬀects are generated: increased surface recombination velocity and an
increase of the emitter-base depletion region width at the surface.
The cause of this increase of recombination, as shown in ﬁgure 1.8, is related
to the interface traps that are generated at the surface of the depletion region
of the forward-biased base-emitter junction. The other eﬀect is that the
presence of charge in the oxide increases the area over which recombination
10
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can be eﬀective [8].
Figure 1.9: pnp and pnp bipolar transistors. the dashed line represent the
most sensitive area [11].
1.2.1 Enhanced Low Dose Rate Sensitivity (ELDRS)
The dose rate in BJTs has an important role in the degradation. In fact,
in many BJTs is possible to see that the degradation at low dose rate is
higher than at high dose rate. The name of this particular phenomenon is
Enhanced Low Dose Rate Sensitivity(ELDRS) and it may be interpreted as
a reduced sensitivity at high dose rate rather than the opposite. Hence, in
BJTs there is a diﬀerent behavior compare to MOSFETs, in fact in MOSFETs
the radiation eﬀects are time-dependent, but not dose rate dependent.
There are a lot of models that can explain ELDRS. The most intuitive one
is the space charge model that attributes the lower degradation at high dose
rate to the large amount of positive charge generated at high-dose rate which
acts as a barrier for the transport of holes and hydrogen to the interface thus
reducing the degradation rate [9] [8]. Another model for this phenomenom is
based on the competition between trapping and recombination of radiation-
induced carriers due to electron traps [10]
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Chapter 2
Static Bias Test on Power
MOSFETs
This chapter shows the results of the tests in static conditions performed
at ESA-ESTEC on power MOSFETs.
2.1 Low dose rate Co60 TID Tests of 100 krad,
250V, 10A Power MOSFET N-channel pro-
totype
2.1.1 Introduction
A total dose characterization test of 250V Power MOSFET N-channel
prototype was performed at the ESTEC Co-60 Facility. The transistors have
been exposed to a total accumulated dose of 100 krad(Si), using a constant
low dose rate of 360 rad(Si)/h (6 rad(Si)/min). The purpose of this test is to
evaluate the TID tolerance of the MOSFET. The tests have been performed
in accordance with the ESCC Basic Speciﬁcation No. 22900 [6].
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2.1.2 Experimental Conditions
Facility and Dosimetry
The ESTEC Co-60 facility comprises of a Nordion Gamma beam 150°C
irradiator containing a nominal 85.2 TBq (2300 Ci) Co-60 source at the last
reload date in October 2011. The irradiation room is monitored for temper-
ature, relative humidity and pressure. The dosimetry system is based on a
Farmer type 2571A 0.6 cc air ionization chambers linked to a Farmer 2670
electrometer. The dosimetry system is compensated against temperature
and pressure environmental ﬂuctuations. All irradiations and measurements
have been performed at room temperature (22.5 ± 3 °C).
Figure 2.1: Co-60 ESA-ESTEC, radiation cell. [7]
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Tested Devices
Table 2.1: Information Power MOSFET N-channel
Irradiation Test Conditions
For the needed dose rate of 360 rad/h, the dose rate to distance calcu-
lator provided by the web page of the facilities has been used [7], giving a
required distance of 199 cm between the device and the source and a uniform
irradiation area of 92Ö92 cm. The irradiation has been performed at room
temperature.
Figure 2.2: Co-60 irradiator head and board positioning sketch. [7]
The radiation test steps, for the two biased conditions, are reported in
the following tables (table 2.2, table 2.3):
15
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Table 2.2: The Radiation test steps on Power MOSFETs with bias VGS =
+15V
Table 2.3: The Radiation test steps on Power MOSFETs with bias VGS =
+8V
At the completion of each irradiation step, intermediate electrical mea-
surements have been carried out according to the electrical measurement
parameters (Table. 2.4). Following the ESCC 22900 recommendations, the
time interval from the completion of the exposure to the start of the mea-
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surements have been of 1 hour max and the next exposure has started after
a maximum of 2 hours.
Bias Condition During Irradiation
In total 7 samples were tested:
 4 samples with VGS = +15V and VDS = 0 (S/N N01,N02,N03,N04);
 3 samples with VGS = +8V and VDS = 0 and VDS=0V (S/N N05,N06,N07);
 1 sample as reference device (not irradiated).
2.1.3 Measurements Setup
No in-situ measurements were performed during irradiation. In the fol-
lowing table 2.4 there are the measured electrical parameters:
Table 2.4: Measured Parameters, Min-Max Limits and Test conditions
(Ta=25°C)
The electrical measurements have been performed at room temperature
using an Agilent 4156C Precision Semiconductor Parameter Analyzer with an
Agilent 41501B SMU and Pulse Generator Expander and an Agilent 16442A
text Fixture.
For the electrical measurements two conﬁgurations have been used for the
measurement of the threshold voltage: in the ﬁrst conﬁguration VDS = 2.5V
17
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and VGS is variable from -2.0V to 2V (Fig. 2.3a), in the second conﬁguration
VDS = VGS are both variables from 0V to 2V (Fig. 2.3b). The other two
conﬁgurations are for the measurement of gate current and drain current.
For the gate current measurement VDS = 0 and VGS is variable @ -20V, -
10V, 0V, 10V, 20V (Fig. 2.3c). For the drain current measurement VGS = 0
and VDS is variable @ 100V, 150V, 200V (Fig. 2.3d).
Figure 2.3: Conﬁguration for the electrical measurement.
2.1.4 Test Results
In this section the results of the electrical measurements are shown with
plots. These results include:
 Threshold voltage(for each conﬁguration there are measurements @
250µA and 1mA);
 Gate leakage Current;
 Drain leakage Current;
 Id − VGS Characteristics.
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Threshold Voltage (VGS = +15V )
 VGSth [mV] @ Id = 250µA (conﬁguration Fig. 2.3a)
Figure 2.4: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
250µA) (VGS = +15V ) (conﬁguration Fig. 2.3a)
 VGSth [mV] @ Id = 1mA (conﬁguration Fig. 2.3a)
Figure 2.5: Irradiation [rad (Si)], annealing and ageing (VGSth [mV]@ Id =
1mA) (VGS = +15V ) (conﬁguration Fig. 2.3a)
19
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 VGSth [mV] @ Id = 250µA (conﬁguration Fig. 2.3b)
Figure 2.6: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
250µA) (VGS = +15V ) (conﬁguration Fig. 2.3b)
 VGSth [mV] @ Id = 1mA (conﬁguration Fig. 2.3b)
Figure 2.7: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
1mA) (VGS = +15V ) (conﬁguration Fig. 2.3b)
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Gate Leakage Current IGSS (VGS = +15V )
 IGSS[nA] @ VGS = −20V (conﬁguration Fig. 2.3c)
Figure 2.8: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
−20V ) (VGS = +15V ) (conﬁguration Fig. 2.3c)
 IGSS[nA] @ VGS = −10V (conﬁguration Fig. 2.3c)
Figure 2.9: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
−10V ) (VGS = +15V ) (conﬁguration Fig. 2.3c)
21
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 IGSS[nA] @ VGS = 10V (conﬁguration Fig. 2.3c)
Figure 2.10: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
10V ) (VGS = +15V ) (conﬁguration Fig. 2.3c)
 IGSS[nA] @ VGS = 20V (conﬁguration Fig. 2.3c)
Figure 2.11: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
20V ) (VGS = +15V ) (conﬁguration Fig. 2.3c)
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Drain Leakage Current IDSS (VGS = +15V )
 IDSS[mA] @ VDS = 100V (conﬁguration Fig. 2.3d)
Figure 2.12: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
100V ) (VGS = +15V ) (conﬁguration Fig. 2.3d)
 IDSS[mA] @ VDS = 150V (conﬁguration Fig. 2.3d)
Figure 2.13: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
150V ) (VGS = +15V ) (conﬁguration Fig. 2.3d)
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 IDSS[mA] @ VDS = 200V (conﬁguration Fig. 2.3d)
Figure 2.14: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
200V ) (VGS = +15V ) (conﬁguration Fig. 2.3d)
In this plot the last values shown are at the 8.9krad step because after
the 17 krad step the curves have reached the compliance that has been set
at 1mA.
 ID − VGS Characteristics (VGS = +15V )
In the following plots (Fig. 2.15): Run00 is the ﬁrst measurement before
the irradiation, from Run01 to Run09 are the measurements during irradia-
tion, Run10 is the measurement after annealing and Run11 is the measure-
ment after ageing.
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Figure 2.15: ID − VGS Characteristics (VGS = +15V ): a) Conﬁguration
Fig. 2.3a, b) Conﬁguration Fig. 2.3b
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Threshold Voltage (VGS = +8V )
 VGSth [mV] @ Id = 250µA (conﬁguration Fig. 2.3a)
Figure 2.16: Irradiation [rad (Si)], annealing and ageing (VGSth [mV]@ Id =
250µA) (VGS = +8V ) (conﬁguration Fig. 2.3a)
 VGSth [mV] @ Id = 1mA (conﬁguration Fig. 2.3a)
Figure 2.17: Irradiation [rad (Si)], annealing and ageing (VGSth [mV]@ Id =
1mA) (VGS = +8V ) (conﬁguration Fig. 2.3a)
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 VGSth [mV] @ Id = 250µA (conﬁguration Fig. 2.3b)
Figure 2.18: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
250µA) (VGS = +8V ) (conﬁguration Fig. 2.3b)
 VGSth [mV] @ Id = 1mA (conﬁguration Fig. 2.3b)
Figure 2.19: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
1mA) (VGS = +8V ) (conﬁguration Fig. 2.3b)
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Gate Leakage Current IGSS (VGS = +8V )
 IGSS[nA] @ VGS = −20V (conﬁguration Fig. 2.3c)
Figure 2.20: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
−20V ) (VGS = +8V ) (conﬁguration Fig. 2.3c)
 IGSS[nA] @ VGS = −10V (conﬁguration Fig. 2.3c)
Figure 2.21: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
−10V ) (VGS = +8V ) (conﬁguration Fig. 2.3c)
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 IGSS[nA] @ VGS = 10V (conﬁguration Fig. 2.3c)
Figure 2.22: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
10V ) (VGS = +8V ) (conﬁguration Fig. 2.3c)
 IGSS[nA] @ VGS = 20V (conﬁguration Fig. 2.3c)
Figure 2.23: Irradiation [rad(Si)], annealing and ageing (IGSS[nA] @ VGS =
20V ) (VGS = +8V ) (conﬁguration Fig. 2.3c)
29
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Drain Leakage Current IDSS (VGS = +8V )
 IDSS[mA] @ VDS = 100V (conﬁguration Fig. 2.3d)
Figure 2.24: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
100V ) (VGS = +8V ) (conﬁguration Fig. 2.3d)
 IDSS[mA] @ VDS = 150V (conﬁguration Fig. 2.3d)
Figure 2.25: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
150V ) (VGS = +8V ) (conﬁguration Fig. 2.3d)
In this plot the values are considered until the compliance that it has
been set at 1mA.
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 IDSS[mA] @ VDS = 200V (conﬁguration Fig. 2.3d)
Figure 2.26: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
200V ) (VGS = +8V ) (conﬁguration Fig. 2.3d)
In this plot the values are considered until the compliance that has been
set at 1mA.
 ID − VGS Characteristics (VGS = +8V )
In the following plots (Fig. 2.27: Run00 is the ﬁrst measurement before
the irradiation, Run01 to Run09 are the measurements during irradiation,
Run10 is the measurement after annealing and Run11 is the measurement
after ageing.
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Figure 2.27: ID − VGS Characteristics (VGS = +8V ): a) Conﬁguration
Fig. 2.3a, b) Conﬁguration Fig. 2.3b
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2.1.5 Discussion
Based on the electrical results summarized above for the tested device
with bias VGS = +15V :
 Device N01 ∆Vth = 1.11V @ 121.57krad
 Device N02 ∆Vth = 1.19V @ 121.57krad
 Device N03 ∆Vth = 1.14V @ 121.57krad
 Device N04 ∆Vth = 1.11V @ 121.57krad
Instead for the tested device with bias VGS = +8V :
 Device N05 ∆Vth = 1.42V @ 116.88krad
 Device N06 ∆Vth = 1.43V @ 116.88krad
 Device N07 ∆Vth = 1.40V @ 116.88krad
The following table shows the comparison, in percentage, of the degra-
dation of the threshold voltage between the two diﬀerent bias conditions
VGS = +15V and VGS = +8V :
Table 2.5: Table: Comparison between VGS = +15V and VGS = +8V
N-channel power MOSFETs @ VGS = +8V failed after 75 krad and N-
channel power MOSFETs @ VGS = +15V failed after 100 krad. So the bias
condition with VGS = +8V is the worst-case. It is possible to explain this
fact, with the observation that the charge yield and the cross-section in the
oxide depend on the electric ﬁeld. Observing ﬁgure 1.6 it is possible to note
that the worst-case is with an intermediate bias condition.
After annealing and ageing there was no rebound eﬀect in both conditions.
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From the analysis of the ID − VGS characteristics of the samples, it is
possible to note that: the curves have shown only a drift of the threshold
voltage, instead the sub-threshold slope has not had important changes. This
drift of the threshold voltage can be explained with the trapping of positive
charge in the oxide due to the eﬀect of TID. Instead, the lack of changes in
the slope means that there has not been interface state generation.
2.2 Low dose rate Co60 TID Tests of 100 krad,
150V, 10A Power MOSFET P-channel pro-
totype
2.2.1 Introduction
A total dose characterization test of 150V, 10A Power MOSFET P-
channel prototype was performed at the ESTEC Co60 Facility. The transis-
tors have been exposed to a total accumulated dose of 100 krad(Si), using a
constant low dose rate of 360 rad(Si)/h (6 rad(Si)/min). The purpose of this
test is to evaluate the TID tolerance of the MOSFET. The tests have been
performed in accordance with the ESCC Basic Speciﬁcation No. 22900 [6].
2.2.2 Experimental Conditions
Tested Devices
Table 2.6: Information Power MOSFET P-channel
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Irradiation Test Conditions
For the needed dose rate of 360 rad/h, the Dose Rate to Distance cal-
culator provided by the web page of the facilities has been used [7], giving
a required distance of 199 cm between the device and the source and a uni-
form irradiation area of 92Ö92 cm. The irradiation has been performed at
room temperature (see ﬁg. 2.2). The radiation test steps, for the two biased
conditions, are reported in the following table 2.7:
Table 2.7: The Radiation test steps on Power MOSFETs with biased VGS =
−15V and VGS = −12V
At the completion of each irradiation step, intermediate electrical mea-
surements have been carried out according to the electrical measurement
parameters (Fig. 2.4). Following the ESCC 22900 recommendations, the
time interval from the completion of the exposure to the start of the mea-
surements have been of 1 hour max and the next exposure has started after
a maximum of 2 hours.
Bias Condition During Irradiation
In total 8 samples were tested:
 4 Samples with VGS = −12V and VDS = 0 (S/N P01,P02,P03,P04);
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 4 Samples with VGS = −15V and VDS = 0 (S/N P05,P06,P07,P08);
 1 sample as Reference device (Not irradiated, S/N P09).
2.2.3 Measurements Setup
No in-situ measurements were performed during irradiation. In the fol-
lowing table 2.8 there are the measured electrical parameters:
Table 2.8: Measured Parameters, Min-Max Limits and Test conditions
(Ta=25°C)
The electrical measurements have been performed at room temperature
using an Agilent 4156C Precision Semiconductor Parameter Analyzer with an
Agilent 41501B SMU and Pulse Generator Expander and an Agilent 16442A
text Fixture.
For the electrical measurements two conﬁgurations have been used for the
measurement of the threshold voltage: in the ﬁrst conﬁguration VDS = 2.5V
and VGS is variable from -6.0V to 2V (Fig. 2.28a), in the second conﬁguration
VDS = VGS are both variables from -6V to 0V (Fig. 2.28b). The other two
conﬁgurations are for the measurement of gate current and drain current. For
the gate current measurement VDS = 0 and VGS is variable @ -20V, -10V,
0V, 10V, 20V (Fig. 2.28c). For the drain current measurement VGS = 0 and
VDS is variable @ -30V, -75V, -120V (Fig. 2.28d).
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Figure 2.28: Conﬁguration for the electrical measurement for p-Channel.
2.2.4 Test Results
In this section the results of the electrical measurements are shown with
plots. These results include:
 Threshold voltage(for each conﬁguration there are measurements @
250µA and 1mA);
 Gate leakage Current;
 Drain leakage Current;
 Id − VGS Characteristics .
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Threshold Voltage
 VGSth [mV] @ Id = 250µA (conﬁguration Fig. 2.28a)
Figure 2.29: Irradiation [rad (Si)], annealing and ageing (VGSth [mV]@ Id =
250µA) (conﬁguration Fig. 2.28a)
 VGSth [mV] @ Id = 1mA (conﬁguration Fig. 2.28a)
Figure 2.30: Irradiation [rad (Si)], annealing and ageing (VGSth [mV]@ Id =
1mA) (conﬁguration Fig. 2.28a)
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 VGSth [mV] @ Id = 250µA (conﬁguration Fig. 2.28b)
Figure 2.31: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
250µA) (conﬁguration Fig. 2.28b)
 VGSth [mV] @ Id = 1mA (conﬁguration Fig. 2.28b)
Figure 2.32: Irradiation [rad(Si)], annealing and ageing (VGSth [mV]@ Id =
1mA) (conﬁguration Fig. 2.28b)
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Gate Leakage Current IGSS
 IGSS[µA] @ VGS = −20V (conﬁguration Fig. 2.28c)
Figure 2.33: Irradiation [rad(Si)], annealing and ageing (IGSS[µA] @ VGS =
−20V ) (conﬁguration Fig. 2.28c)
 IGSS[µA] @ VGS = −10V (conﬁguration Fig. 2.28c)
Figure 2.34: Irradiation [rad(Si)], annealing and ageing (IGSS[µA] @ VGS =
−10V ) (conﬁguration Fig. 2.28c)
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 IGSS[µA] @ VGS = 10V (conﬁguration Fig. 2.28c)
Figure 2.35: Irradiation [rad(Si)], annealing and ageing (IGSS[µA] @ VGS =
10V ) (conﬁguration Fig. 2.28c)
 IGSS[µA] @ VGS = 20V (conﬁguration Fig. 2.28c)
Figure 2.36: Irradiation [rad(Si)], annealing and ageing (IGSS[µA] @ VGS =
20V ) (conﬁguration Fig. 2.28c)
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Drain Leakage Current IDSS
 IDSS[mA] @ VDS = −30V (conﬁguration Fig. 2.28d)
Figure 2.37: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
−30V ) (conﬁguration Fig. 2.28d)
 IDSS[mA] @ VDS = −75V (conﬁguration Fig. 2.28d)
Figure 2.38: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
−75V ) (conﬁguration Fig. 2.28d)
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 IDSS[mA] @ VDS = −120V (conﬁguration Fig. 2.28d)
Figure 2.39: Irradiation [rad(Si)], annealing and ageing (IDSS[mA] @ VDS =
−120V ) (conﬁguration Fig. 2.28d)
 ID − VGS Characteristic
The following plots show the I-V characteristics of one device for VGS =
−12V (Fig. 2.40) and VGS = −15V (Fig. 2.41) respectively: Run00 is the ﬁrst
measurement before the irradiation, Run01 to Run09 are the measurements
during irradiation, Run10 is the measurement after annealing and Run11 is
the measurement after ageing.
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Figure 2.40: ID − VGS Characteristics (VGS = −12V ): a) Conﬁguration
Fig. 2.28a, b) Conﬁguration Fig. 2.28b
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Figure 2.41: ID − VGS Characteristics (VGS = −15V ): a) Conﬁguration
Fig. 2.28a, b) Conﬁguration Fig. 2.28b
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2.2.5 Discussion
Based on the electrical results summarized above:
 Device P01 ∆Vth = 1.41V @ 121.57krad (VGS = −12V )
 Device P02 ∆Vth = 1.40V @ 121.57krad (VGS = −12V )
 Device P03 ∆Vth = 1.42V @ 121.57krad (VGS = −12V )
 Device P04 ∆Vth = 1.39V @ 121.57krad (VGS = −12V )
 Device P05 ∆Vth = 1.38V @ 121.57krad (VGS = −15V )
 Device P06 ∆Vth = 1.38V @ 121.57krad (VGS = −15V )
 Device P07 ∆Vth = 1.38V @ 121.57krad (VGS = −15V )
 Device P08 ∆Vth = 1.39V @ 121.57krad (VGS = −15V )
The following table shows the comparison, in percentage, of the degra-
dation of threshold voltage between the two diﬀerent bias condition VGS =
−15V and VGS = −12V :
Table 2.9: Table: Comparison between VGS = −15V and VGS = −12V
P-channel power MOSFETs did not fail after 121.57 krad. Also in this
case the worst-case is with the lower value of bias in absolute value as for
N-channel.
After annealing and ageing there was no rebound eﬀect in both conditions.
From the analysis of the ID − VGS characteristics of the samples, it is
possible to note that: the curves have shown only a drift of the threshold
voltage, instead the sub-threshold slope has not had important changes. This
drift of the threshold voltage can be explained with the trapping of positive
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charge in the oxide due to the eﬀect of TID. Instead, the lack of changes in
the slope means that there has not been interface state generation.
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Chapter 3
Dynamic Bias Test on Power
MOSFETs
This chapter shows a diﬀerent method of TID test. The purpose of this
technique is to better simulate the real life of the electronic device, a power
MOSFETs, and to compare the dynamic bias conditions with the static bias
condition test results. To do this test a boost converter was designed, devel-
oped and assembled. During the irradiation test, only the power MOSFET
was irradiated operating inside the boost converter.
3.1 Introduction
A total dose characterization test of 60V, 40A N-channel Power MOSFET
, was performed at the University of Padova X-Ray Facility. The transistors
have been exposed to a total accumulated dose of 75 krad(SiO2), using a
constant high dose rate of 36 krad(SiO2)/h. The purpose of this test is to
compare the degradation in dynamic and static bias conditions. The results
are shown in the section 3.1.5 with plots.
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3.2 Experimental Conditions
3.2.1 Facility
The main characteristics of the X-Ray generator are:
 X-ray tube using a Tungsten target
 power supply voltage: 50 kV
 Current: 5 mA
 Distance tube from the DUT 222 mm
 Laser pointer allows experimenter to align the DUT with the X-ray
beam center
All irradiations and measurements have been performed at room temper-
ature (22± 3 °C).
3.2.2 Tested Devices
Table 3.1: Information Power MOSFET N-channel
3.2.3 Irradiation Test Conditions
The radiation test steps are reported in the following table 3.2:
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Table 3.2: The Radiation test steps
At the completion of each irradiating step, intermediate electrical mea-
surements have been carried out to extract the electrical measurement pa-
rameters. The time interval from the completion of the exposure to the next
exposure, after measurement, is less than of 2 hours.
3.2.4 Bias Condition During Irradiation
In total 3 samples were tested:
 1 sample with VGS = +15V and VDS = 0
 1 sample with VGS = 0V and VDS = 0
 1 sample in dynamic conditions
 1 sample as reference device (not irradiated).
For the tested sample in dynamic conditions, only the device was irra-
diated operating inside the boost converter. The temperature of the device
during this test reached 30°C only 5°C more the devices tested in static condi-
tion. So the eﬀect of the temperature was not important for the degradation
of the device.
3.3 Measurements Setup and Condition
No in-situ measurements were performed during irradiation. In the fol-
lowing table 3.3 there are the measured electrical parameters:
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Table 3.3: Measured Parameters, Min-Max Limits and Test conditions
(Ta=25°C)
The electrical measurements have been performed at room temperature
using an Agilent 4156C Precision Semiconductor Parameter Analyzer and
an Agilent 16442A text Fixture. For the electrical measurements two con-
ﬁgurations have been used for the measurement of the threshold voltage: in
the ﬁrst conﬁguration VDS = 2.5V and VGS is variable from -2.0V to 6V
(Fig. 3.1a), in the second conﬁguration VDS = VGS are both variables from
0V to 6V (Fig. 3.1b). The other two conﬁgurations are for the measure-
ment of gate current and drain current. For the gate current measurement
VDS = 0V and VGS is variable @ -20V,-10V, 0V, 10V, 20V (Fig. 3.1c). For
the drain current measurement VGS = 0V and VDS is variable @ 24V, 36V,
48V (Fig. 3.1d).
Figure 3.1: Conﬁguration for the electrical measurement.
The measurements after each step were divided in three parts: after the
exposure the ﬁrst electrical measurements have been taken, then with the
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oscilloscope the waveforms of the boost converter have been observed and
ﬁnally other electrical measurements have been taken.
3.4 Boost Converter
This section gives a rapidly explanation on the boost converter design.
Figure 3.2: Boost Converter
Figure 3.2 shows the basic schematic of the boost converter that consists,
in particular, of a power MOSFET that is the device under testing and a
driver that pilots the gate of the power MOSFET with a square wave with
high level +15V and low level 0V. The duty-cycle was imposed at D = 50%
and the frequency of the circuit at fs = 100kHz (period Ts = 10µs).
The other conditions are: input voltage Vin = 18V and output current
Iout = 1.2A. The others parameters were calculated.
Conversion Factor M
M =
Vout
Vin
=
1
1−D = 2⇒ output voltageVout = 36V (3.1)
Load Resistence R0
R0 =
Vout
Iout
= 30Ω (3.2)
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DC inductor current IL
IL =
Vout
(1−D)R0 = 2, 4A (3.3)
Inductor L
L = 241µH (3.4)
This was a design choice of project and the inductor was built following the
indications in [5]
Ripple inductor current ∆iL
∆iL =
Vin
2LFs
D = 0.187A (3.5)
Load capacitance C and ripple output voltage ∆vout
C = 39µF ⇒ ∆vout = Vout
2CR0fs
D = 0.08V (3.6)
DC switch current IS
IS = ILD = 1.2A (3.7)
DC diode current ID
ID = IL(1−D) = 1.2A (3.8)
Switch rms current ISrms
ISrms = IL
√
D = 1.69A (3.9)
Diode rms current: IDrms
IDrms = IL
√
1−D = 1.69A (3.10)
3.5 Test Results
In this section the results of the electrical measurements are shown. These
results include:
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 Threshold voltage shift (for each conﬁguration there are measurements
@ 1mA);
 Leakage Gate Current;
 Leakage Drain Current;
 Id − VGS Characteristics.
3.5.1 Threshold Voltage shift
 ∆Vth[mV] @ Id = 1mA (conﬁguration Fig. 3.1a)
Figure 3.3: Irradiation [rad(Si)], Annealing and Ageing (∆Vth[mV]@ Id =
1mA) for dynamic test. (conﬁguration Fig. 3.1a)
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Figure 3.4: Irradiation [rad(Si)], Annealing and Ageing (∆Vth[mV]@ Id =
1mA) for dynamic test with measurement after oscilloscope. (conﬁguration
Fig. 3.1a)
 ∆Vth[mV] @ Id = 1mA (conﬁguration Fig. 3.1b)
Figure 3.5: Irradiation [rad(Si)], Annealing and Ageing (∆Vth[mV]@ Id =
1mA) for dynamic test. (conﬁguration Fig. 3.1b)
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Figure 3.6: Irradiation [rad(Si)], Annealing and Ageing (∆Vth[mV]@ Id =
1mA) for dynamic test with measurement after oscilloscope. (conﬁguration
Fig. 3.1a)
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3.5.2 Gate Leakage Current
 IGSS[nA] @ VGS = −20V (conﬁguration Fig. 3.1c)
Figure 3.7: Irradiation [rad(Si)], Annealing and Ageing (IGSS[nA] @ VGS =
−20V ) for dynamic test. (conﬁguration Fig. 3.1c)
Figure 3.8: Irradiation [rad(Si)], Annealing and Ageing (IGSS[nA] @ VGS =
−20V ) for dynamic test with measurement after oscilloscope. (conﬁguration
Fig. 3.1c)
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 IGSS[nA] @ VGS = 20V (conﬁguration Fig. 3.1c)
Figure 3.9: Irradiation [rad(Si)], Annealing and Ageing (IGSS[nA] @ VGS =
20V ) for dynamic test. (conﬁguration Fig. 3.1c)
Figure 3.10: Irradiation [rad(Si)], Annealing and Ageing (IGSS[nA] @ VGS =
20V ) for dynamic test with measurement after oscilloscope. (conﬁguration
Fig. 3.1c)
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3.5.3 Drain Leakage Current
 IDSS[µA] @ VDS = 150V (conﬁguration Fig. 3.1d)
Figure 3.11: Irradiation [rad(Si)], Annealing and Ageing (IDSS[mA] @ VDS =
48V ) for dynamic test. (conﬁguration Fig. 3.1d)
Figure 3.12: Irradiation [rad(Si)], Annealing and Ageing (IDSS[mA] @ VDS =
48V ) for dynamic test with measurement after oscilloscope. (conﬁguration
Fig. 3.1d)
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 ID − VGS Characteristics
Static Bias Condition VGS = 0V
Figure 3.13: ID − VGS Characteristics (Conﬁguration Fig. 3.1a): at the left
linear scale and at the right semilog scale.
Figure 3.14: ID − VGS Characteristics (Conﬁguration Fig. 3.1b): at the left
linear scale and at the right semilog scale.
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Static Bias Condition VGS = +15V
Figure 3.15: ID − VGS Characteristics (Conﬁguration Fig. 3.1a): at the left
linear scale and at the right semilog scale.
Figure 3.16: ID − VGS Characteristics (Conﬁguration Fig. 3.1b): at the left
linear scale and at the right semilog scale.
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Dynamic Bias Condition
Figure 3.17: ID − VGS Characteristics (Conﬁguration Fig. 3.1a): at the left
linear scale and at the right semilog scale.
Figure 3.18: ID − VGS Characteristics (Conﬁguration Fig. 3.1b): at the left
linear scale and at the right semilog scale.
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Comparison
Figure 3.19: ID − VGS Characteristics (Conﬁguration Fig. 3.1a): at the left
linear scale and at the right semilog scale.
Figure 3.20: ID − VGS Characteristics (Conﬁguration Fig. 3.1b): at the left
linear scale and at the right semilog scale.
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3.6 Waveforms
Figure 3.21: Wafe forms: Drain(green), Gate(blue), Output Voltage(violet)
Figure 3.22: Waveforms: Drain(green), Gate(blue), Input Voltage(yellow),
Output Voltage(violet)
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The picture 3.22 is an extension of the ﬁgure 3.21
Figure 3.23: Waveforms: switch oﬀ gate
Figure 3.24: Waveforms: switch on gate
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Figure 3.25: Waveforms: switch oﬀ drain
Figure 3.26: Waveforms: switch on drain
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Figure 3.27: Waveforms: switch oﬀ drain(green) and switch on gate(blue)
Figure 3.28: Waveforms: switch on drain(green) and switch oﬀ gate(blue)
68
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3.7 Discussion
In the previous section it is possible to observe all the degradation of the
considered electrical parameters.
From Figure 3.3 to Figure 3.6 it is possible to see the threshold shift
(∆Vth) about the two diﬀerent conﬁgurations(conﬁguration in Fig. 3.1a is
to see better the sub-threshold current and conﬁguration in Fig. 3.1b the
one that STMicroelectronics uses for this type of the test). The worst-case
is with the static bias VGS = +15V so the degradation with static bias
VGS = 0V is smaller then with VGS = +15V . It is important to note that
the degradation of the power MOSFET with dynamic bias is approximately
equal to the average between the degradation of the power MOSFET with
static bias VGS = +15V and the power MOSFET with static bias VGS = 0V :
Dynamic ∼= static@VGS = +15V + static@VGS = 0V
2
(3.11)
As shown in the section of the boost converter, the whole circuit works with
a frequency fs = 100kHz, a period Ts = 10µs and with a duty-cycle D=50%
so during the irradiation in dynamic condition the power MOSFET was on
for 5µs and stayed oﬀ for 5µs. Observing the formula written above and
the work conditions of the boost converter it is possible to assert that a
rapidly switching bias does not impact degradation and does not alter the
dynamics of charge trapping also because during the irradiation the power
MOSFET reached only 30°C some degree more than the temperature of the
device in static bias (room temperature 25°C), so the temperature has no an
important eﬀects on the degradation. The recovery after annealing follows
the same rule.
From Figure 3.13 to Figure 3.18 it is possible to note the shift of the
ID − VGS characteristics during the irradiation caused by the generation of
charge trapping and there is no signiﬁcant change in the sub-threshold slope
of the curves but after annealing and ageing, beyond the recovery of the shift,
these slopes have an important change so during the irradiation there is no
the generation of interface traps, but after long time these interface traps
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were created.
The leakage gate current remains very small even after the exposure.
Instead for the leakage drain current only the values for the device in static
bias with VGS = +15V go beyond the limit that the manufacturer imposed
after 60 krad.
Regarding the boost converter waveforms, after every step of measure-
ment, in all three power MOSFETs, there were no noticeable changes in each
waveform (gate, drain, output). In spite of the degradation, these tested
devices continue to work well in the boost converter.
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Chapter 4
Static Bias Test on Bipolar
Transistors
This chapter shows the test results in static conditions, performed at
ESA-ESTEC, on NPN bipolar transistor .
4.1 Co60 TID Tests of 100 krad, 600V, 0.5A
NPN Bipolar Transistor
4.1.1 Introduction
A total dose characterization test of STMicroelectronics 600V, 0.5A NPN
high voltage bipolar transistor prototype was performed at the ESTEC Co-
60 Facility. The transistors have been exposed to a total accumulated dose of
100 krad(Si), using two diﬀerent constant low dose rate of 360 rad(Si)/h (6
rad(Si)/min) and 36 rad(Si)/h (0.6 rad(Si)/min). The purpose of this test is
to evaluate the TID tolerance of the bipolar transistor and to see if there is
Enhanced Low Dose Rate Eﬀects (ELDRS). The tests have been performed
in accordance with the ESCC Basic Speciﬁcation No. 22900.
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4.1.2 Experimental Conditions
Tested Devices
Table 4.1: Information npn bipolar transistor
Irradiation Test Conditions
The radiation test steps, for the two diﬀerent dose rate, are reported in
the following tables (table 4.2, table 4.3):
Table 4.2: The Radiation test steps with 360 rad/h
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Table 4.3: The Radiation test steps with 36 rad/h
At the completion of each irradiation step, intermediate electrical mea-
surements have been carried out according to the electrical measurement
parameters. Following the ESCC 22900 recommendations, the time interval
from the completion of the exposure to the start of the measurements have
been of 1 hour max and the next exposure has started after a maximum of
2 hours.
Bias Condition During Irradiation
In total 18 samples of the NPN high voltage bipolar transistor were used
for testing. After the exposure, the samples have been annealed for 24 hours
and subsequently aged at 100 °C for 168 hours maintaining the same biasing
conditions as during the exposure. The following table summarizes the bias
conditions of the components:
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Table 4.5: Measured Parameters, Min-Max Limits and Test conditions
(Ta=25°C)
Table 4.4: Sample usage
4.1.3 Measurements Setup
No in-situ measurements were performed during irradiation. In table 4.5
there are the measured electrical parameter.
The electrical measurements have been performed at room temperature
using a M3000 universal test system with a TA07B transistor test adapter
set in a Faraday cage at the ESTEC facilities. SCADUS software has been
used to control and automatize the electrical measurements with the instru-
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mentation. Furthermore an Agilent B1505A Power Device Analyzer/Curve
Tracer and an Agilent B1265A Ultra high Current Expander/Fixture have
been used to evaluate the breakdown voltage V(BR)CBO and V(BR)CBO.
The ﬁgure 4.1 shows an example of the two diﬀerent electrical circuit
about the biased and unbiased condition (in the left side biased an in the
right side unbiased):
Figure 4.1: Conﬁguration for the electrical measurement.
4.1.4 Test Results
In this section the results of the electrical measurements are shown with
plots. These results include all the electrical parameters in table 4.5. In
the charts there are the average curves for each conditions to see if there is
ELDRS eﬀect.
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 Collector cut-oﬀ current (IE = 0), ICBO[nA]
Figure 4.2: Irradiation [rad (Si)], annealing and ageing (Collector cut-oﬀ
current, ICBO[nA]). Average values and standard deviation (unbiased and
biased samples)
 Collector-Emitter cut-oﬀ current (IB = 0), ICES[nA]
Figure 4.3: Irradiation [rad (Si)], annealing and ageing (Collector-Emitter
cut-oﬀ current, ICES[nA]). Average values and standard deviation (unbiased
and biased samples)
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 Emitter cut-oﬀ current (IB = 0), IEBO[nA]
Figure 4.4: Irradiation [rad (Si)], annealing and ageing (Emitter cut-oﬀ cur-
rent, IEBO[nA]). Average values and standard deviation (unbiased and biased
samples)
 Collector-Base breakdown voltage (IE = 0), V(BR)CBO[V]
Figure 4.5: Irradiation [rad (Si)], annealing and ageing (Collector-Base break-
down voltage, V(BR)CBO[V]). Average values and standard deviation (unbi-
ased and biased samples)
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 Collector-Emitter breakdown voltage (IB = 0), V(BR)CEO[V]
Figure 4.6: Irradiation [rad (Si)], annealing and ageing (Collector-Emitter
breakdown voltage, V(BR)CEO[V]). Average values and standard deviation
(unbiased and biased samples)
 Emitter-Base breakdown voltage (IC = 0), V(BR)EBO[mV]
Figure 4.7: Irradiation [rad (Si)], annealing and ageing (Emitter-Base break-
down voltage, V(BR)EBO[mV]). Average values and standard deviation (unbi-
ased and biased samples)
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4.1 Co60 TID Tests of 100 krad, 600V, 0.5A NPN Bipolar Transistor79
 Collector-Emitter saturation voltage, VCE(SAT )[mV] (IC = 10mA, IB =
2mA)
Figure 4.8: Irradiation [rad (Si)], annealing and ageing (Collector-Emitter
saturation voltage, VCE(SAT )[mV] with IC = 10mA, IB = 2mA). Average
values and standard deviation (unbiased and biased samples)
 Collector-Emitter saturation voltage, VCE(SAT )[mV] (IC = 50mA, IB =
10mA)
Figure 4.9: Irradiation [rad (Si)], annealing and ageing (Collector-Emitter
saturation voltage, VCE(SAT )[mV] with IC = 50mA, IB = 10mA). Average
values and standard deviation (unbiased and biased samples)
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80 4. Static Bias Test on Bipolar Transistors
 Base-Emitter saturation voltage, VBE(SAT )[mV] (IC = 50mA, IB =
10mA)
Figure 4.10: Irradiation [rad (Si)], annealing and ageing (Base-Emitter satu-
ration voltage, VBE(SAT )[mV] with IC = 50mA, IB = 10mA). Average values
and standard deviation (unbiased and biased samples)
 DC Current Gain, hFE(IC = 100µA, VCE = 5V )
Figure 4.11: Irradiation [rad (Si)], annealing and ageing (DC Current Gain,
hFE with IC = 100µA, VCE = 5V ). Average values and standard deviation
(unbiased and biased samples)
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4.1 Co60 TID Tests of 100 krad, 600V, 0.5A NPN Bipolar Transistor81
 DC Current Gain, hFE(IC = 1mA, VCE = 5V )
Figure 4.12: Irradiation [rad (Si)], annealing and ageing (DC Current Gain,
hFE with IC = 1mA, VCE = 5V ). Average values and standard deviation
(unbiased and biased samples)
 DC Current Gain, hFE(IC = 10mA, VCE = 5V )
Figure 4.13: Irradiation [rad (Si)], annealing and ageing (DC Current Gain,
hFE with IC = 10mA, VCE = 5V ). Average values and standard deviation
(unbiased and biased samples)
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 DC Current Gain, hFE(IC = 50mA, VCE = 5V )
Figure 4.14: Irradiation [rad (Si)], annealing and ageing (DC Current Gain,
hFE with IC = 50mA, VCE = 5V ). Average values and standard deviation
(unbiased and biased samples)
4.1.5 Discussion
Based on the electrical results summarized above, it is possible note that
after the radiation, for the devices that were irradiated at high dose rate
(360 rad/h) till 116.8 krad of total dose, the electrical parameters (biased
and unbiased samples) are inside the margins of the manufacturer except for
the gain hFE (IC = 100µA, VCE = 5V ) where the devices failed at 33 krad.
After annealing at room and high temperature there was a recovery for each
electrical parameter. For the devices that were irradiated at low dose rate
(36 rad/h) till 52.6 krad of total dose, the electrical parameters (biased and
unbiased samples) are inside the margins of the manufacturer except for the
gain hFE (IC = 100µA, VCE = 5V ) where the devices failed at 33 krad.
After annealing at room and high temperature there was a recovery for each
electrical parameter.
It is possible note the ELDRS eﬀect in Collector-Base breakdown voltage,
V(BR)CBO[V], between biased samples at high dose rate and biased samples
at low dose rate close 30 krad. For the other electrical parameters it is not
possible note ELDRS eﬀects.
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Conclusions
The work of this thesis was focused on the analysis of the Total Ionizing
Dose eﬀects on power MOSFETs. In particular the study investigated the
degradation of the threshold voltage that is one of the electrical parameters
more sensitive to irradiation eﬀects, but also other electrical parameters as
drain leakage current and gate leakage current have been taken in consider-
ation.
From the TID tests in static bias condition, we noted that the bias applied
on power MOSFETs has an important role in the degradation and especially
that the worst-case is not necessarily the bias with the highest value but with
an intermediate value. This result is possible to explain with the dynamics
of the charge yield and the cross-section in the oxide due to their dependence
on the electric ﬁeld.
Furthermore, we observed that the degradation in static bias condition of
P-channel power MOSFETs is worse than that of the N-channel power MOS-
FETs due to the additive eﬀects of trapped charge in the oxide and interface
state.
From the TID tests in dynamic bias conditions on power MOSFETs, we saw
that the degradation of the threshold voltage, for the tested device in dynamic
condition, is the average of the degradation of the threshold voltage between
the two static bias conditions: VGS = +15V and VGS = 0V . This result is
caused by the dominant contribution of the charge trapping in pre-existing
oxide traps. In fact, during the irradiation the power MOSFET reached a
temperature of 30°C that it is only 5°C higher than the temperature of the
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two power MOSFETs in static condition reached during the irradiation so
the temperature do not alter the process of degradation in this case. In the
future it is possible to test the devices in dynamic bias conditions in order
to allow power MOSFETs to reach higher junction temperature during the
irradiation. Hence, we can see the eﬀects in the same time of the anneal-
ing that is caused by high temperature in the device and the degradation of
the threshold voltage of the power MOSFETs that is caused by irradiation.
Moreover, we observed that the degradation of the threshold voltage of these
devices has no eﬀects on the boost converter functionality: the waveforms
have no degradations.
To conclude we observed in the bipolar transistors there is the ELDRS eﬀect
only in the base breakdown voltage (V(BR)CBO).
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